

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

**Methods and Systems for Managing Multiple Inputs  
and Methods and Systems for Processing Media  
Content**

Inventor(s):  
Daniel J. Miller  
Eric H. Rudolph

1  
2 **TECHNICAL FIELD**

3 This invention generally relates to processing media content and, more  
4 particularly, to a system and related interfaces facilitating the processing of media  
5 content.

6  
7 **BACKGROUND**

8 Recent advances in computing power and related technology have fostered  
9 the development of a new generation of powerful software applications. Gaming  
10 applications, communications applications, and multimedia applications have  
11 particularly benefited from increased processing power and clocking speeds.  
12 Indeed, once the province of dedicated, specialty workstations, many personal  
13 computing systems now have the capacity to receive, process and render  
14 multimedia objects (e.g., audio and video content). While the ability to display  
15 (receive, process and render) multimedia content has been around for a while, the  
16 ability for a standard computing system to support true multimedia editing  
17 applications is relatively new.

18 In an effort to satisfy this need, Microsoft Corporation introduced an  
19 innovative development system supporting advanced user-defined multimedia  
20 editing functions. An example of this architecture is presented in US Patent No.  
21 5,913, 038 issued to Griffiths and commonly owned by the assignee of the present  
22 invention, the disclosure of which is expressly incorporated herein by reference.

23 In the '038 patent, Griffiths introduced the an application program interface  
24 which, when exposed to higher-level development applications, enables a user to  
25 graphically construct a multimedia processing project by piecing together a

1 collection of “filters” exposed by the interface. The interface described therein is  
2 referred to as a filter graph manager. The filter graph manager controls the data  
3 structure of the filter graph and the way data moves through the filter graph. The  
4 filter graph manager provides a set of component object model (COM) interfaces  
5 for communication between a filter graph and its application. Filters of a filter  
6 graph architecture are preferably implemented as COM objects, each  
7 implementing one or more interfaces, each of which contains a predefined set of  
8 functions, called methods. Methods are called by an application program or other  
9 component objects in order to communicate with the object exposing the interface.  
10 The application program can also call methods or interfaces exposed by the filter  
11 graph manager object.

12 Filter graphs work with data representing a variety of media (or non-media)  
13 data types, each type characterized by a data stream that is processed by the filter  
14 components comprising the filter graph. A filter positioned closer to the source of  
15 the data is referred to as an upstream filter, while those further down the  
16 processing chain is referred to as a downstream filter. For each data stream that  
17 the filter handles it exposes at least one virtual pin (i.e., distinguished from a  
18 physical pin such as one might find on an integrated circuit). A virtual pin can be  
19 implemented as a COM object that represents a point of connection for a  
20 unidirectional data stream on a filter. Input pins represent inputs and accept data  
21 into the filter, while output pins represent outputs and provide data to other filters.  
22 Each of the filters include at least one memory buffer, wherein communication of  
23 the media stream between filters is often accomplished by a series of “copy”  
24 operations from one filter to another.

As introduced in Griffiths, a filter graph has three different types of filters: source filters, transform filters, and rendering filters. A source filter is used to load data from some source; a transform filter processes and passes data; and a rendering filter renders data to a hardware device or other locations (e.g., saved to a file, etc.). An example of a filter graph for a simplistic media rendering process is presented with reference to Fig. 1.

Fig. 1 graphically illustrates an example filter graph for rendering media content. As shown, the filter graph 100 is comprised of a plurality of filters 102-114, which read, process (transform) and render media content from a selected source file. As shown, the filter graph includes each of the types of filters described above, interconnected in a linear fashion.

Products utilizing the filter graph have been well received in the market as it has opened the door to multimedia editing using otherwise standard computing systems. It is to be appreciated, however, that the construction and implementation of the filter graphs are computationally intensive and expensive in terms of memory usage. Even the most simple of filter graphs requires an abundance of memory to facilitate the copy operations required to move data between filters. Complex filter graphs can become unwieldy, due in part to the linear nature of prior art filter graph architecture. Moreover, it is to be appreciated that the filter graphs themselves consume memory resources, thereby compounding the issue introduced above.

Thus, what is required is a filter graph architecture which reduces the computational and memory resources required to support even the most complex of multimedia projects. Indeed, what is required is a dynamically reconfigurable

1 multimedia editing system and related methods, unencumbered by the limitations  
2 described above. Just such a system and methods are disclosed below.

### 3 4 SUMMARY

5  
6 Methods and systems for managing multiple inputs that are capable of  
7 competing or contending for a particular or primary output are described. In one  
8 embodiment, the multiple inputs are managed through the use of a software-  
9 implemented matrix switch object, and an associated data structure that is used to  
10 program the switch object and resolve contention issues between the inputs. The  
11 matrix switch object can process the multiple inputs to provide a primary output.  
12 One implementation of the switch object uses virtual input and output pins to  
13 receive and provide data streams. One specific embodiment is used in connection  
14 with multi-media editing software that enables users build or define their own  
15 editing multi-media editing projects that incorporate multiple different user-  
16 selected clips, in the form of digital data streams, into an integrated project. Each  
17 clip can be defined in terms of one or more digital data streams, e.g. video and  
18 audio streams. One implementation method defines a first data structure that  
19 represents an editing project and processes the data structure to provide a second  
20 data structure that contains data that can be used to program the matrix switch  
21 object so that multiple switch inputs are routed to multiple switch outputs and  
22 contentions between the inputs for a primary output are resolved.

23 In one embodiment, added flexibility and efficiency is provided through the  
24 use of a composite or composition. A composite or composition can be  
25 considered as a representation of an editing project as a single track. Editing

1 projects can have one or more tracks, and each track can be associated with one or  
2 more data stream sources that can have effects or transitions applied on them.  
3 Compositions can be nested inside one another and provide an economical way for  
4 complex editing manipulations to take place.

5 The methods and systems permit the programmed matrix switch to process  
6 multiple different digital data streams and route certain streams to certain objects  
7 that process the streams. The routed streams are, for example, processed, e.g.  
8 combined, mixed, transitioned, and the like, by software elements or objects that  
9 are associated with the matrix switch. In one embodiment, such objects are  
10 incorporated into one or more feedback loops that connect with one or more  
11 respective inputs of the matrix switch. A routing scheme derived from a data  
12 structure ensures that the appropriate data stream is routed to the appropriate  
13 switch output at the right time and that contention issues as between multiple  
14 different data streams are resolved.

## 15 **BRIEF DESCRIPTION OF THE DRAWINGS**

16  
17  
18 The same reference numbers are used throughout the figures to reference  
19 like components and features.

20 Fig. 1 is a graphical representation of a conventional filter graph  
21 representing a user-defined development project.

22 Fig. 2 is a block diagram of a computing system incorporating the teachings  
23 of the described embodiment.

24 Fig. 3 is a block diagram of an example software architecture incorporating  
25 the teachings of the described embodiment.

1 Fig. 4 is a graphical illustration of an example software-enabled matrix  
2 switch, according to an exemplary embodiment.

3 Fig. 5 is a graphical representation of a data structure comprising a  
4 programming grid to selectively couple one or more of a scalable plurality of input  
5 pins to a scalable plurality of output pins of the matrix switch filter, in accordance  
6 with one aspect of the described embodiment.

7 Fig. 6 is a graphical illustration denoting shared buffer memory between  
8 filters, according to one aspect of the described embodiment.

9 Fig. 7 is a flow chart of an example method for generating a filter graph, in  
10 accordance with one aspect of the described embodiment.

11 Fig. 8 is a flow chart of an example method for negotiating buffer  
12 requirements between at least two adjacent filters, according to one aspect of the  
13 described embodiment.

14 Fig. 9 graphically illustrates an overview of a process that takes a user-  
15 defined editing project and composites a data structure that can be used to program  
16 the matrix switch.

17 Fig. 10 graphically illustrates the project of Fig. 9 in greater detail.

18 Fig. 11 shows an exemplary matrix switch dynamically generated in  
19 support of the project developed in Figs. 9 and 10, according to one described  
20 embodiment.

21 Fig. 12 illustrates a graphic representation of an exemplary data structure  
22 that represents the project of Fig. 10, according to one described embodiment.

23 Figs. 13-18 graphically illustrate various states of a matrix switch  
24 programming grid at select points in processing the project of Figs. 9 and 10  
25 through the matrix switch, in accordance with one described embodiment.

1 Fig. 19 is a flow chart of an example method for processing media content,  
2 in accordance with one described embodiment.

3 Fig. 20 illustrates an example project with a transition and an effect, in  
4 accordance with one described embodiment.

5 Fig. 21 shows an exemplary data structure in the form of a hierarchical tree  
6 that represents the project of Fig. 20.

7 Figs. 22 and 23 graphically illustrate an example matrix switch  
8 programming grid associated with the project of Fig. 20 at select points in time,  
9 according to one described embodiment.

10 Fig. 24 shows an example matrix switch dynamically generated and  
11 configured as the grid of Figs. 22 and 23 was being processed, in accordance with  
12 one described embodiment.

13 Fig. 25 shows an exemplary project in accordance with one described  
14 embodiment.

15 Fig. 26 graphically illustrates an example audio editing project, according  
16 to one described embodiment.

17 Fig. 27 depicts an example matrix switch programming grid associated with  
18 the project of Fig. 26.

19 Fig. 28 shows an example matrix switch dynamically generated and  
20 configured in accordance with the programming grid of Fig. 27 to perform the  
21 project of Fig. 26, according to one described embodiment.

22 Fig. 29 illustrates an exemplary media processing project incorporating  
23 another media processing project as a composite, according to yet another  
24 described embodiment.  
25



1 Fig. 30 graphically illustrates an example data structure in the form of a  
2 hierarchical tree structure that represents the project of Fig. 29.

3 Figs 31-36 graphically illustrate various matrix switch programming grid  
4 states at select points in generating and configuring the matrix switch to  
5 implement the media processing of Fig. 29.

6 Fig. 38 illustrates an example matrix switch suitable for use in the media  
7 processing project of Fig. 29, according to one described embodiment.

8 Fig. 38a graphically illustrates an example data structure in the form of a  
9 hierarchical tree structure that represents a project that is useful in understanding  
10 composites in accordance with the described embodiments.

11 Fig. 39 is a flow diagram that describes steps in a method in accordance  
12 with one described embodiment.

## 13 **DETAILED DESCRIPTION**

### 14 **Related Applications**

15 This application is related to the following commonly-filed U.S. Patent  
16 Applications, all of which are commonly assigned to Microsoft Corp., the  
17 disclosures of which are incorporated by reference herein:  
18

- 19
- 20 • Application Serial No. \_\_\_\_\_, entitled "An Interface and  
21 Related Methods for Reducing Source Accesses in a Development  
22 System", naming Daniel J. Miller and Eric H. Rudolph as inventors,  
23 and bearing attorney docket number MS1-643US;
- 24 • Application Serial No. \_\_\_\_\_, entitled "A System and Related  
25 Interfaces Supporting the Processing of Media Content", naming  
Daniel J. Miller and Eric H. Rudolph as inventors, and bearing  
attorney docket number MS1-629US;
- Application Serial No. \_\_\_\_\_, entitled "A System and Related  
Methods for Reducing Source Filter Invocation in a Development

Project”, naming Daniel J. Miller and Eric H. Rudolph as inventors, and bearing attorney docket number MS1-631US;

- Application Serial No. \_\_\_\_\_, entitled “A System and Related Methods for Reducing Memory Requirements of a Media Processing System”, naming Daniel J. Miller and Eric H. Rudolph as inventors, and bearing attorney docket number MS1-632US;
- Application Serial No. \_\_\_\_\_, entitled “A System and Related Methods for Reducing the Instances of Source Files in a Filter Graph”, naming Daniel J. Miller and Eric H. Rudolph as inventors, and bearing attorney docket number MS1-633US;
- Application Serial No. \_\_\_\_\_, entitled “An Interface and Related Methods for Dynamically Generating a Filter Graph in a Development System”, naming Daniel J. Miller and Eric H. Rudolph as inventors, and bearing attorney docket number MS1-634US;
- Application Serial No. \_\_\_\_\_, entitled “A System and Related Methods for Processing Audio Content in a Filter Graph”, naming Daniel J. Miller and Eric H. Rudolph as inventors, and bearing attorney docket number MS1-639US;
- Application Serial No. \_\_\_\_\_, entitled “A System and Methods for Generating an Managing Filter Strings in a Filter Graph”, naming Daniel J. Miller and Eric H. Rudolph as inventors, and bearing attorney docket number MS1-642US;
- Application Serial No. \_\_\_\_\_, entitled “Methods and Systems for Processing Media Content”, naming Daniel J. Miller and Eric H. Rudolph as inventors, and bearing attorney docket number MS1-640US;
- Application Serial No. \_\_\_\_\_, entitled “Systems for Managing Multiple Inputs and Methods and Systems for Processing Media Content ”, naming Daniel J. Miller and Eric H. Rudolph as inventors, and bearing attorney docket number MS1-635US;
- Application Serial No. \_\_\_\_\_, entitled “Methods and Systems for Implementing Dynamic Properties on Objects that Support Only Static Properties”, naming Daniel J. Miller and David Maymudes as inventors, and bearing attorney docket number MS1-638US;
- Application Serial No. \_\_\_\_\_, entitled “Methods and Systems for Efficiently Processing Compressed and Uncompressed Media Content”, naming Daniel J. Miller and Eric H. Rudolph as inventors, and bearing attorney docket number MS1-630US;
- Application Serial No. \_\_\_\_\_, entitled “Methods and Systems for Effecting Video Transitions Represented By Bitmaps”, naming Daniel J. Miller and David Maymudes as inventors, and bearing attorney docket number MS1-637US;

- Application Serial No. \_\_\_\_\_, entitled “Methods and Systems for Mixing Digital Audio Signals”, naming Eric H. Rudolph as inventor, and bearing attorney docket number MS1-636US; and
- Application Serial No. \_\_\_\_\_, entitled “Methods and Systems for Processing Multi-media Editing Projects”, naming Eric H. Rudolph as inventor, and bearing attorney docket number MS1-641US.

Various described embodiments concern an application program interface associated with a development system. According to one example implementation, the interface is exposed to a media processing application to enable a user to dynamically generate complex media processing tasks, e.g., editing projects. In the discussion herein, aspects of the invention are developed within the general context of computer-executable instructions, such as program modules, being executed by one or more conventional computers. Generally, program modules include routines, programs, objects, components, data structures, etc. that perform particular tasks or implement particular abstract data types. Moreover, those skilled in the art will appreciate that the invention may be practiced with other computer system configurations, including hand-held devices, personal digital assistants, multiprocessor systems, microprocessor-based or programmable consumer electronics, network PCs, minicomputers, mainframe computers, and the like. In a distributed computer environment, program modules may be located in both local and remote memory storage devices. It is noted, however, that modification to the architecture and methods described herein may well be made without deviating from spirit and scope of the present invention. Moreover, although developed within the context of a media processing system paradigm, those skilled in the art will appreciate, from the discussion to follow, that the application program interface may well be applied to other development

1 system implementations. Thus, the media processing system described below is  
2 but one illustrative implementation of a broader inventive concept.

### 3 4 **Example System Architecture**

5 **Fig. 2** illustrates an example of a suitable computing environment 200 on  
6 which the system and related methods for processing media content may be  
7 implemented.

8 It is to be appreciated that computing environment 200 is only one example  
9 of a suitable computing environment and is not intended to suggest any limitation  
10 as to the scope of use or functionality of the media processing system. Neither  
11 should the computing environment 200 be interpreted as having any dependency  
12 or requirement relating to any one or combination of components illustrated in the  
13 exemplary computing environment 200.

14 The media processing system is operational with numerous other general  
15 purpose or special purpose computing system environments or configurations.  
16 Examples of well known computing systems, environments, and/or configurations  
17 that may be suitable for use with the media processing system include, but are not  
18 limited to, personal computers, server computers, thin clients, thick clients, hand-  
19 held or laptop devices, multiprocessor systems, microprocessor-based systems, set  
20 top boxes, programmable consumer electronics, network PCs, minicomputers,  
21 mainframe computers, distributed computing environments that include any of the  
22 above systems or devices, and the like.

23 In certain implementations, the system and related methods for processing  
24 media content may well be described in the general context of computer-  
25 executable instructions, such as program modules, being executed by a computer.

1 Generally, program modules include routines, programs, objects, components,  
2 data structures, etc. that perform particular tasks or implement particular abstract  
3 data types. The media processing system may also be practiced in distributed  
4 computing environments where tasks are performed by remote processing devices  
5 that are linked through a communications network. In a distributed computing  
6 environment, program modules may be located in both local and remote computer  
7 storage media including memory storage devices.

8 In accordance with the illustrated example embodiment of Fig. 2 computing  
9 system 200 is shown comprising one or more processors or processing units 202, a  
10 system memory 204, and a bus 206 that couples various system components  
11 including the system memory 204 to the processor 202.

12 Bus 206 is intended to represent one or more of any of several types of bus  
13 structures, including a memory bus or memory controller, a peripheral bus, an  
14 accelerated graphics port, and a processor or local bus using any of a variety of  
15 bus architectures. By way of example, and not limitation, such architectures  
16 include Industry Standard Architecture (ISA) bus, Micro Channel Architecture  
17 (MCA) bus, Enhanced ISA (EISA) bus, Video Electronics Standards Association  
18 (VESA) local bus, and Peripheral Component Interconnects (PCI) buss also  
19 known as Mezzanine bus.

20 Computer 200 typically includes a variety of computer readable media.  
21 Such media may be any available media that is locally and/or remotely accessible  
22 by computer 200, and it includes both volatile and non-volatile media, removable  
23 and non-removable media.

24 In Fig. 2, the system memory 204 includes computer readable media in the  
25 form of volatile, such as random access memory (RAM) 210, and/or non-volatile

1 memory, such as read only memory (ROM) 208. A basic input/output system  
2 (BIOS) 212, containing the basic routines that help to transfer information  
3 between elements within computer 200, such as during start-up, is stored in ROM  
4 208. RAM 210 typically contains data and/or program modules that are  
5 immediately accessible to and/or presently be operated on by processing unit(s)  
6 202.

7 Computer 200 may further include other removable/non-removable,  
8 volatile/non-volatile computer storage media. By way of example only, Fig. 2  
9 illustrates a hard disk drive 228 for reading from and writing to a non-removable,  
10 non-volatile magnetic media (not shown and typically called a “hard drive”), a  
11 magnetic disk drive 230 for reading from and writing to a removable, non-volatile  
12 magnetic disk 232 (e.g., a “floppy disk”), and an optical disk drive 234 for reading  
13 from or writing to a removable, non-volatile optical disk 236 such as a CD-ROM,  
14 DVD-ROM or other optical media. The hard disk drive 228, magnetic disk drive  
15 230, and optical disk drive 234 are each connected to bus 206 by one or more  
16 interfaces 226.

17 The drives and their associated computer-readable media provide  
18 nonvolatile storage of computer readable instructions, data structures, program  
19 modules, and other data for computer 200. Although the exemplary environment  
20 described herein employs a hard disk 228, a removable magnetic disk 232 and a  
21 removable optical disk 236, it should be appreciated by those skilled in the art that  
22 other types of computer readable media which can store data that is accessible by a  
23 computer, such as magnetic cassettes, flash memory cards, digital video disks,  
24 random access memories (RAMs), read only memories (ROM), and the like, may  
25 also be used in the exemplary operating environment.

1 A number of program modules may be stored on the hard disk 228,  
2 magnetic disk 232, optical disk 236, ROM 208, or RAM 210, including, by way of  
3 example, and not limitation, an operating system 214, one or more application  
4 programs 216 (e.g., multimedia application program 224), other program modules  
5 218, and program data 220. In accordance with the illustrated example  
6 embodiment of Fig. 2, operating system 214 includes an application program  
7 interface embodied as a render engine 222. As will be developed more fully  
8 below, render engine 222 is exposed to higher-level applications (e.g., 216) to  
9 automatically assemble filter graphs in support of user-defined development  
10 projects, e.g., media processing projects. Unlike conventional media processing  
11 systems, however, render engine 222 utilizes a scalable, dynamically  
12 reconfigurable matrix switch to reduce filter graph complexity, thereby reducing  
13 the computational and memory resources required to complete a development  
14 project. Various aspects of the innovative media processing system represented by  
15 a computer 200 implementing the innovative render engine 222 will be developed  
16 further, below.

17 Continuing with Fig. 2, a user may enter commands and information into  
18 computer 200 through input devices such as keyboard 238 and pointing device 240  
19 (such as a "mouse"). Other input devices may include a audio/video input  
20 device(s) 253, a microphone, joystick, game pad, satellite dish, serial port, scanner,  
21 or the like (not shown). These and other input devices are connected to the  
22 processing unit(s) 202 through input interface(s) 242 that is coupled to bus 206,  
23 but may be connected by other interface and bus structures, such as a parallel port,  
24 game port, or a universal serial bus (USB).  
25

1 A monitor 256 or other type of display device is also connected to bus 206  
2 via an interface, such as a video adapter 244. In addition to the monitor, personal  
3 computers typically include other peripheral output devices (not shown), such as  
4 speakers and printers, which may be connected through output peripheral interface  
5 246.

6 Computer 200 may operate in a networked environment using logical  
7 connections to one or more remote computers, such as a remote computer 250.  
8 Remote computer 250 may include many or all of the elements and features  
9 described herein relative to computer 200 including, for example, render engine  
10 222 and one or more development applications 216 utilizing the resources of  
11 render engine 222.

12 As shown in Fig. 2, computing system 200 is communicatively coupled to  
13 remote devices (e.g., remote computer 250) through a local area network (LAN)  
14 251 and a general wide area network (WAN) 252. Such networking environments  
15 are commonplace in offices, enterprise-wide computer networks, intranets, and the  
16 Internet.

17 When used in a LAN networking environment, the computer 200 is  
18 connected to LAN 251 through a suitable network interface or adapter 248. When  
19 used in a WAN networking environment, the computer 200 typically includes a  
20 modem 254 or other means for establishing communications over the WAN 252.  
21 The modem 254, which may be internal or external, may be connected to the  
22 system bus 206 via the user input interface 242, or other appropriate mechanism.

23 In a networked environment, program modules depicted relative to the  
24 personal computer 200, or portions thereof, may be stored in a remote memory  
25 storage device. By way of example, and not limitation, Fig. 2 illustrates remote



1 application programs 216 as residing on a memory device of remote computer  
2 250. It will be appreciated that the network connections shown and described are  
3 exemplary and other means of establishing a communications link between the  
4 computers may be used.

5 Turning next to **Fig. 3**, a block diagram of an example development system  
6 architecture is presented, in accordance with one embodiment of the present  
7 invention. In accordance with the illustrated example embodiment of Fig. 3,  
8 development system 300 is shown comprising one or more application program(s)  
9 216 coupled to render engine 222 via an appropriate communications interface  
10 302. As used herein, application program(s) 216 are intended to represent any of a  
11 wide variety of applications which may benefit from use of render engine 222  
12 such as, for example a media processing application 224.

13 The communications interface 302 is intended to represent any of a number  
14 of alternate interfaces used by operating systems to expose application program  
15 interface(s) to applications. According to one example implementation, interface  
16 302 is a component object model (COM) interface, as used by operating systems  
17 offered by Microsoft Corporation. As introduced above, COM interface 302  
18 provides a means by which the features of the render engine 222, to be described  
19 more fully below, are exposed to an application program 216.

20 In accordance with the illustrated example implementation of Fig. 3, render  
21 engine 222 is presented comprising source filter(s) 304A-N, transform filter(s)  
22 306A-N and render filter 310, coupled together utilizing virtual pins to facilitate a  
23 user-defined media processing project. According to one implementation, the  
24 filters of system 300 are similar to the filters exposed in conventional media  
25 processing systems. According to one implementation, however, filters are not

coupled via such interface pins. Rather, alternate implementations are envisioned wherein individual filters (implemented as objects) make calls to other objects, under the control of the render engine 222, for the desired input. Unlike conventional systems, however, render engine 222 exposes a scalable, dynamically reconfigurable matrix switch filter 308, automatically generated and dynamically configured by render engine 222 to reduce the computational and memory resource requirements often associated with development projects. As introduced above, the pins (input and/or output) are application interface(s) designed to communicatively couple other objects (e.g., filters).

In accordance with the example implementation of a media processing system, an application communicates with an instance of render engine 222 when the application 216 wants to process streaming media content. Render engine 222 selectively invokes and controls an instance of filter graph manager (not shown) to automatically create a filter graph by invoking the appropriate filters (e.g., source, transform and rendering). As introduced above, the communication of media content between filters is achieved by either (1) coupling virtual output pins of one filter to the virtual input pins of requesting filter; or (2) by scheduling object calls between appropriate filters to communicate the requested information. As shown, source filter 304 receives streaming data from the invoking application or an external source (not shown). It is to be appreciated that the streaming data can be obtained from a file on a disk, a network, a satellite feed, an Internet server, a video cassette recorder, or other source of media content. As introduced above, transform filter(s) 306 take the media content and processes it in some manner, before passing it along to render filter 310. As used herein, transform filter(s) 306 are intended to represent a wide variety of processing methods or applications that

In accordance with one aspect of the embodiment, to be described more fully below, matrix switch filter 308 selectively passes media content from one or more of a scalable plurality of input(s) to a scalable plurality of output(s). Moreover, matrix switch 308 also supports implementation of a cascaded architecture utilizing feedback paths, i.e., wherein transform filters 306B, 306C, etc. coupled to the output of matrix switch 308 are dynamically coupled to one or more of the scalable plurality of matrix switch input(s). An example of this cascaded filter graph architecture is introduced in Fig. 3, and further explained in example implementations, below.

Typically, media processed through source, transform and matrix switch filters are ultimately passed to render filter 310, which provides the necessary interface to a hardware device, or other location that accepts the renderer output format, such as a memory or disk file, or a rendering device.

**Fig. 4** is a graphical illustration of an example software-enabled matrix switch 308, according to one example embodiment of the present invention. As shown, the matrix switch 308 is comprised of a scalable plurality of input(s) 402 and a scalable plurality of output(s) 404, wherein any one or more of the input(s)



number of inputs 402 and outputs 404 are individually generated to satisfy a given editing project. Insofar as each of the inputs/outputs (I/O) has an associated transfer buffer (preferably shared with an adjacent filter) to communicate media content, the scalability of the input/output serves to reduce the overall buffer memory consumed by an editing project. According to one implementation, output 1 is generally reserved as a primary output, e.g., coupled to a rendering filter (not shown).

According to one implementation, for each input 402 and output 404, matrix switch 308 attempts to be the allocator, or manager of the buffer associated with the I/O(s) shared with adjacent filters. One reason is to ensure that all of the buffers are of the same size and share common attributes so that a buffer associated with any input 402 may be shared with any output 404, thereby reducing the need to copy memory contents between individual buffers associated with such inputs/outputs. If matrix switch 308 cannot be an allocator for a given output (404), communication from an input (402) to that output is performed using a conventional memory copy operation between the individual buffers associated with the select input/output.

As introduced above, the matrix switch programming grid 406 is dynamically generated by render engine 222 based, at least in part, on the user-defined development project. As will be developed below, render engine 222 invokes an instance of filter graph manager to assemble a tree structure of an editing project, noting dependencies between source, filters and time to dynamically generate the programming grid 406. A data structure comprising an example programming grid 406 is introduced with reference to Fig. 5, below.

Turning briefly to **Fig. 5**, a graphical representation of a data structure comprising an example programming grid 406 is presented, in accordance with one embodiment of the present invention. In accordance with the illustrated example embodiment of Fig. 5, programming grid 406 is depicted as a two-dimensional data structure comprising a column along the y-axis 502 of the grid denoting input pins associated with a content chain (e.g., series of filters to process media content) of the development project. The top row along the x-axis 504 of the data structure denotes project time. With these grid “borders”, the body 506 of the grid 406 is populated with output pin assignments, denoting which input pin is coupled to which output pin during execution of the development project. In this way, render engine 222 dynamically generates and facilitates matrix switch 308. Those skilled in the art will appreciate, however, that data structures of greater or lesser complexity may well be used in support of the programming grid 406 without deviating from the spirit and scope of the present invention.

Returning to Fig. 4, matrix switch 308 is also depicted with a plurality of input/output buffers 408, shared among all of the input(s)/output(s) (402, 404) to facilitate advanced processing features. That is, while not required to implement the core features of matrix switch 308, I/O buffers 408 facilitate a number of innovative performance enhancing features to improve the performance (or at least the user’s perception of performance) of the processing system, thereby providing an improved user experience. According to one implementation, I/O buffers 408 are separate from the buffers assigned to each individual input and output pin in support of communication through the switch. According to one implementation, I/O buffers 408 are primarily used to foster look-ahead processing of the project. Assume, for example, that a large portion of the media processing project required

only 50% of the available processing power, while some smaller portion required 150% of the available processing power. Implementation of the shared I/O buffers 408 enable filter graph manager to execute tasks ahead of schedule and buffer this content in the shared I/O buffers 408 until required. Thus, when execution of the filter graph reaches a point where more than 100% of the available processing power is required, the processing system can continue to supply content from the I/O buffers 408, while the system completes execution of the CPU-intensive tasks. If enough shared buffer space is provided, the user should never know that some tasks were not performed in real-time. According to one implementation, shared buffers 408 are dynamically split into two groups by render engine 222, a first group supports the input(s) 402, while a second (often smaller) group is used in support of a primary output (e.g., output pin 1) to facilitate a second, independent output processing thread. The use of an independent output buffers the render engine from processing delays that might occur in upstream and/or downstream filters, as discussed above. It will be appreciated by those skilled in the art that such that matrix switch 308 and the foregoing described architecture beneficially suited to support media streaming applications.

As introduced above, the filter graph is time-aware in the sense that media (source) time and project execution time are maintained. According to one implementation, matrix switch 308 maintains at least the project clock, while an upstream filter maintains the source time, converting between source and project time for all downstream filters (i.e., including the matrix switch 308). According to one implementation, the frame rate converter filter of a filter graph is responsible for converting source time to project time, and vice versa, i.e.,

1 supporting random seeks, etc. Alternatively, matrix switch 308 utilizes an  
2 integrated set of clock(s) to independently maintain project and media times.

3 Having introduced the architectural and operational elements of matrix  
4 switch filter 308, **Fig. 6** graphically illustrates an example filter graph  
5 implementation incorporating the innovative matrix switch 308. In accordance  
6 with the illustrated example embodiment, filter graph 600 is generated by render  
7 engine 222 in response to a user defined development project. Unlike the lengthy  
8 linear filter graphs typical of convention development systems however, filter  
9 graph 600 is shown incorporating a matrix switch filter 308 to recursively route  
10 the pre-processed content (e.g., through filters 602, 606, 610, 614 and 618,  
11 described more fully below) through a user-defined number of transform filters  
12 including, for example, transition filter(s) 620 and effects filter(s) 622. Moreover,  
13 as will be developed more fully below, the scalable nature of matrix switch filter  
14 308 facilitates such iterative processing for any number of content threads, tracks  
15 or compositions.

16 According to one implementation, a matrix switch filter 308 can only  
17 process one type of media content, of the same size and at the same frame-rate  
18 (video) or modulation type/schema (audio). Thus, Fig. 6 is depicted comprising  
19 pre-processing filters with a parser filter 606 to separate, independent content  
20 type(s) (e.g., audio content and video content), wherein one of the media types  
21 would be processed along a different path including a separate instance of matrix  
22 switch 308. Thus, in accordance with the illustrated example embodiment of a  
23 media processing system, processing multimedia content including audio and  
24 video would utilize two (2) matrix switch filters 308, one dedicated to audio  
25 processing (not shown) and one dedicated to video processing. That is not to say,



1 however, that multiple switch filters 308 could not be used (e.g., two each for  
2 audio and video) for each content type in alternate implementations. Similarly, it  
3 is anticipated that in alternate implementations a matrix switch 308 that accepts  
4 multiple media types could well be used without deviating from the spirit and  
5 scope of the present invention.

6 In addition filter graph 600 includes a decoder filter 610 to decode the  
7 media content. Resize filter 614 is employed when matrix switch 308 is to receive  
8 content from multiple sources, ensuring that the size of the received content is the  
9 same, regardless of the source. According to one implementation, resize filter 614  
10 is selectively employed in video processing paths to adjust the media size of  
11 content from one or more sources to a user-defined level. Alternatively, resizer  
12 filter 614 adjusts the media size to the largest size provided by any one or more  
13 media sources. That is, if, for example, render engine 222 identifies the largest  
14 required media size (e.g., 1270x1040 video pixels per frame) and, for any content  
15 source not providing content at this size, the content is modified (e.g., stretched,  
16 packed, etc.) to fill this size requirement. The frame rate converter (FRC) and  
17 pack filter 618, introduced above, ensures that video content from the multiple  
18 sources is arriving at the same frame rate, e.g., ten (10) frames per second. As  
19 introduced above, the FRC also maintains the distinction between source time and  
20 project time.

21 In accordance with one aspect of the present invention, filter graph 600 is  
22 depicted utilizing a single, negotiated buffer 604, 608, 612, 616, etc. between  
23 adjacent filters. In this regard, render engine 222 reduces the buffer memory  
24 requirements in support of a development project.  
25

From the point of pre-processing (filters 602, 606, 610, 614, 618), rather than continue a linear filter graph incorporating all of the transition 620 and effect 622 filter(s), render engine 222 utilizes a cascade architecture, recursively passing media content through the matrix switch 308 to apply to the transform filter(s) (e.g., 620, 622, etc.) to complete the execution of the development project. It will be appreciated by those skilled in the art that the ability to recursively pass media content through one or more effect and/or transition filters provided by the matrix switch filter 308 greatly reduces the perceived complexity of otherwise large filter graphs, while reducing memory and computational overhead.

Turning to **Fig. 7**, a flow chart of an example method for generating a filter graph is presented, in accordance with one aspect of the present invention. The method 700 begins with block 702 wherein render engine 222 receives an indication to generate a filter graph representing a user-defined development project (e.g., a media editing project). According to one example implementation, the indication is received from an application 224 via COM interface(s) 302.

In block 704, render engine 222 facilitates generation of the editing project, identifying the number and type of media sources selected by the user. In block 706, based at least in part on the number and/or type of media sources, filter graph manager 222 exposes source, transform and rendering filter(s) to effect a user defined media processing project, while beginning to establish a programming grid 406 for the matrix switch filter 308.

In block 708, reflecting user editing instructions, render engine 222 completes the programming grid 406 for matrix switch 308, identifying which inputs 402 are to be coupled to which outputs 404 at particular project times.

1 Based, at least in part, on the programming grid 406 render engine 222  
2 generates a matrix switch filter 308 with an appropriate number of input 402 and  
3 output 404 pins to effect the project, and assembles the filter graph, block 710.

4 In block 712, to reduce the buffer memory requirements for the processing  
5 project, the render engine 222 instructs the filters populating the filter graph to  
6 (re)negotiate buffer memory requirements between filters. That is, adjacent filters  
7 attempt to negotiate a size and attribute standard so that a single buffer can be  
8 utilized to couple each an output pin of one filter to an input pin of a downstream  
9 filter. An example implementation of the buffer negotiation process of block 712  
10 is presented in greater detail with reference to Fig. 8.

11 Turning briefly to Fig. 8, an example method of negotiating buffer  
12 requirements between adjacent filters is presented, in accordance with one  
13 example implementation of the present invention. Once the final connection is  
14 established to matrix switch 308, matrix switch 308 identifies the maximum buffer  
15 requirements for any filter coupled to any of its pins (input 402 and/or output 404),  
16 block 802. According to one implementation, the maximum buffer requirements  
17 are defined as the lowest common multiple of buffer alignment requirements, and  
18 the maximum of all the pre-fix requirements of the filter buffers.

19 In block 804, matrix switch 308 selectively removes one or more existing  
20 filter connections to adjacent filters. Matrix switch 308 then reconnects all of its  
21 pins to adjacent filters using a common buffer size between each of the pins, block  
22 806. In block 808, matrix switch 308 negotiates to be the allocator for all of its  
23 pins (402, 404). If the matrix switch 308 cannot, for whatever reason, be the  
24 allocator for any of its input pins 402 minimal loss to performance is encountered,  
25 as the buffer associated with the input pin will still be compatible with any

1 downstream filter (i.e., coupled to an output pin) and, thus, the buffer can still be  
2 passed to the downstream filter without requiring a memory copy operation. If,  
3 however, matrix switch 308 cannot be an allocator for one of its output pins 404,  
4 media content must then be transferred to at least the downstream filter associated  
5 with that output pin using a memory copy operation, block 810.

6 In block 812, once the matrix switch 308 has re-established its connection  
7 to adjacent filters, render engine 222 restores the connection in remaining filters  
8 using negotiated buffer requirements emanating from the matrix switch filter 308  
9 buffer negotiations. Once the connections throughout the filter graph have been  
10 reconnected, the process continues with block 714 of Fig. 7.

11 In block 714 (Fig. 7), have re-established the connections between filters,  
12 render engine 222 is ready to implement a user's instruction to execute the media  
13 processing project.

### 14 **Example Operation and Implementation(s)**

15 The matrix switch described above is quite useful in that it allows multiple  
16 inputs to be directed to multiple outputs at any one time. These input can compete  
17 for a matrix switch output. The embodiments described below permit these  
18 competing inputs to be organized so that the inputs smoothly flow through the  
19 matrix switch to provide a desired output. And, while the inventive programming  
20 techniques are described in connection with the matrix switch as such is employed  
21 in the context of multi-media editing projects, it should be clearly understood that  
22 application of the inventive programming techniques and structures should not be  
23 so limited only to application in the field of multi-media editing projects or, for  
24 that matter, multi-media applications or data streams. Accordingly, the principles  
25

1 about to be discussed can be applied to other fields of endeavor in which multiple  
2 inputs can be characterized as competing for a particular output during a common  
3 time period.

4 In the multi-media example below, the primary output of the matrix switch  
5 is a data stream that defines an editing project that has been created by a user.  
6 Recall that this editing project can include multiple different sources that are  
7 combined in any number of different ways, and the sources that make up a project  
8 can comprise audio sources, video sources, or both. The organization of the inputs  
9 and outputs of the matrix switch are made manageable, in the examples described  
10 below, by a data structure that permits the matrix switch to be programmed.

11 Fig. 9 shows an overview of a process that takes a user-defined editing  
12 project and renders from it a data structure that can be used to program the matrix  
13 switch.

14 Specifically, a user-defined editing project is shown generally at 900.  
15 Typically, when a user creates an editing project, they can select from a number of  
16 different multimedia clips that they can then assemble into a unique presentation.  
17 Each individual clip represents a *source* of digital data or a source stream (e.g.,  
18 multimedia content). Projects can include one or more sources 902. In defining  
19 their project, a user can operate on sources in different ways. For example, video  
20 sources can have *transitions* 904 and *effects* 906 applied on them. A transition  
21 object is a way to change between two or more sources. As discussed above, a  
22 transition essentially receives as input, two or more streams, operates on them in  
23 some way, and produces a single output stream. An exemplary transition can  
24 comprise, for example, fading from one source to another. An effect object can  
25 operate on a single source or on a composite of sources. An effect essentially

1 receives a single input stream, operates on it in some way, and produces a single  
2 output stream. An exemplary effect can comprise a black-and-white effect in  
3 which a video stream that is configured for presentation in color format is  
4 rendered into a video stream that is configured for presentation in black and white  
5 format. Unlike conventional effect filters, effect object 906 may well perform  
6 multiple effect tasks. That is, in accordance with one implementation, an effect  
7 object (e.g., 906) may actually perform multiple tasks on the received input  
8 stream, wherein said tasks would require multiple effect filters in a conventional  
9 filter graph system.

10 An exemplary user interface 908 is shown and represents what a user might  
11 see when they produce a multimedia project with software executing on a  
12 computer. In this example, the user has selected three sources A, B, and C, and  
13 has assembled the sources into a project timeline. The project timeline defines  
14 when the individual sources are to be rendered, as well as when any transitions  
15 and/or effects are to occur.

16 In the discussion that follows, the notion of a *track* is introduced. A track  
17 can contain one or more sources or source clips. If a track contains more than one  
18 source clip, the source clips cannot overlap. If source clips are to overlap (e.g.  
19 fading from one source to another, or having one source obscure another), then  
20 multiple tracks are used. A track can thus logically represent a layer on which  
21 sequential video is produced. User interface 908 illustrates a project that utilizes  
22 three tracks, each of which contains a different source. In this particular project  
23 source A will show for a period of time. At a defined time in the presentation,  
24 source A is obscured by source B. At some later time, source B transitions to  
25 source C.

1 In accordance with the described embodiment, the user-defined editing  
2 project 900 is translated into a data structure 910 that represents the project. In the  
3 illustrated and described example, this data structure 910 comprises a tree  
4 structure. It is to be understood, however, that other data structures could be used.  
5 The use of tree structures to represent editing projects is well-known and is not  
6 described here in any additional detail. Once the data structure 910 is defined, it is  
7 processed to provide a data structure 912 that is utilized to program the matrix  
8 switch. In the illustrated and described embodiment, data structure 912 comprises  
9 a grid from which the matrix switch can be programmed. It is to be understood  
10 and appreciated that other data structures and techniques could, however, be used  
11 to program the matrix switch without departing from the spirit and scope of the  
12 claimed subject matter.

13 The processing that takes place to define data structures 910 and 912 can  
14 take place using any suitable hardware, software, firmware, or combination  
15 thereof. In the examples set forth below, the processing takes place utilizing  
16 software in the form of a video editing software package that is executable on a  
17 general purpose computer.

### 18 19 Example Project

20 For purposes of explanation, consider Fig. 10 which shows project 908  
21 from Fig. 9 in a little additional detail. Here, a time line containing numbers 0-16  
22 is provided adjacent the project to indicate when particular sources are to be seen  
23 and when transitions and effects (when present) are to occur. In the examples in  
24 this document, the following convention exists with respect to projects, such as  
25 project 908. A priority exists for video portions of the project such that as one

proceeds from top to bottom, the priority increases. Thus, in the Fig. 10 example, source A has the lowest priority followed by source B and source C. Thus, if there is an overlap between higher and lower priority sources, the higher priority source will prevail. For example, source B will obscure source A from between  $t = 4-8$ .

In this example, the following can be ascertained from the project 908 and time line: from time  $t=0-4$  source A should be routed to the matrix switch's primary output; from  $t=4-12$  source B should be routed to the matrix switch's primary output; from  $t=12-14$  there should be a transition between source B and source C which should be routed to the matrix switch's primary output; and from  $t=14-16$  source C should be routed to the matrix switch's primary output. Thus, relative to the matrix switch, each of the sources and the transition can be characterized by where it is to be routed at any given time. Consider, for example, the table just below:

Object	Routing for a given time
C	$t = 0-12$ (nowhere); $t = 12-14$ (transition); $t = 14-16$ (primary output)
B	$t = 0-4$ (nowhere); $t = 4-12$ (primary output); $t = 12-14$ (transition); $t = 14-16$ (nowhere)
A	$t = 0-4$ (primary output); $t = 4-16$ (nowhere)
Transition	$t = 0-12$ (nowhere); $t = 12-14$ (primary output); $t = 14-16$ (nowhere)

Fig. 11 shows an exemplary matrix switch 1100 that can be utilized in the presentation of the user's project. Matrix switch 1100 comprises multiple inputs and multiple outputs. Recall that a characteristic of the matrix switch 1100 is that any of the inputs can be routed to any of the outputs at any given time. A



transition element 1102 is provided and represents the transition that is to occur between sources B and C. Notice that the matrix switch includes four inputs numbered 0-3 and three outputs numbered 0-2. Inputs 0-2 correspond respectively to sources A-C, while input 3 corresponds to the output of the transition element 1102. Output 0 corresponds to the switch's primary output, while outputs 1 and 2 are routed to the transition element 1102.

The information that is contained in the table above is the information that is utilized to program the matrix switch. The discussion presented below describes but one implementation in which the information contained in the above table can be derived from the user's project time line.

Recall that as a user edits or creates a project, software that comprises a part of their editing software builds a data structure that represents the project. In the Fig. 9 overview, this was data structure 910. In addition to building the data structure that represents the editing project, the software also builds and configures a matrix switch that is to be used to define the output stream that embodies the project. Building and configuring the matrix switch can include building the appropriate graphs (e.g., a collection of software objects, or filters) that are associated with each of the sources and associating those graphs with the correct inputs of the matrix switch. In addition, building and configuring the matrix switch can also include obtaining and incorporating additional appropriate filters with the matrix switch, e.g. filters for transitions, effects, and mixing (for audio streams). This will become more apparent below.

Fig. 12 shows a graphic representation of an exemplary data structure 1200 that represents the project of Fig. 10. Here, the data structure comprises a traditional hierarchical tree structure. Any suitable data structure can, however, be

utilized. The top node 1202 constitutes a *group* node. A *group* encapsulates a type of media. For example, in the present example the media type comprises video. Another media type is audio. The group node can have child nodes that are either tracks or composites. In the present example, three track nodes 1204, 1206, and 1208 are shown. Recall that each track can have one or more sources. If a track comprises more than one source, the sources cannot overlap. Here, all of the sources (A, B, and C) overlap. Hence, three different tracks are utilized for the sources. In terms of priority, the lowest priority source is placed into the tree furthest from the left at 1204a. The other sources are similarly placed. Notice that source C (1208a) has a transition 1210 associated with it. A transition object, in this example, defines a two-input/one output operation. When applied to a track or a composition (discussed below in more detail), the transition object will operate between the track to which it has been applied, and any objects that are beneath it in priority and at the same level in the tree. A “tree level” has a common depth within the tree and belongs to the same parent. Accordingly, in this example, the transition 1210 will operate on a source to the left of the track on which source C resides, and beneath it in priority, i.e. source B. If the transition is applied to any object that has nothing beneath it in the tree, it will transition from blackness (and/or silence if audio is included).

Once a data structure representing the project has been built, in this case a hierarchical tree structure, a rendering engine processes the data structure to provide another data structure that is utilized to program the matrix switch. In the Fig. 9 example, this additional data structure is represented at 912. It will be appreciated and understood that the nodes of tree 1200 can include so-called meta information such as a name, ID, and a time value that represents when that

1 particular node's object desires to be routed to the output, e.g. node 1204a would  
2 include an identifier for the node associating it with source A, as well as a time  
3 value that indicates that source A desires to be routed to the output from time  $t = 0$ -  
4 8. This meta information is utilized to build the data structure that is, in turn,  
5 utilized to program the matrix switch.

6 In the example about to be described below, a specific data structure in the  
7 form of a grid is utilized. In addition, certain specifics are described with respect  
8 to how the grid is processed so that the matrix switch can be programmed. It is to  
9 be understood that the specific described approach is for exemplary purposes only  
10 and is not intended to limit application of the claims. Rather, the specific approach  
11 constitutes but one way of implementing broader conceptual notions embodied by  
12 the inventive subject matter.

13 Figs. 13-18 represent a process through which the inventive grid is built. In  
14 the grid about to be described, the  $x$  axis represents time, and the  $y$  axis represents  
15 layers in terms of priority that go from lowest (at the top of the grid) to highest (at  
16 the bottom of the grid). Every row in the grid represents the video layer.  
17 Additionally, entries made within the grid represent output pins of the matrix  
18 switch. This will become apparent below.

19 The way that the grid is built in this example is that the rendering engine  
20 does a traversal operation on the tree 1200. In this particular example, the  
21 traversal operation is known as a "depth-first, left-to-right" traversal. This  
22 operation will layerize the nodes so that the leftmost track or source has the lowest  
23 priority and so on. Doing the above-mentioned traversal on tree 1200 (Fig. 12),  
24 the first node encountered is node 1204 which is associated with source A. This is  
25 the lowest priority track or source. A first row is defined for the grid and is

1 associated with source A. After the first grid row is defined, a grid entry is made  
2 and represents the time period for which source A desires to be routed to the  
3 matrix switch's primary output.

4 Fig. 13 shows the state of a grid 1300 after this first processing step.  
5 Notice that from time  $t = 0-8$ , a "0" has been placed in the grid. The "0"  
6 represents the output pin of the matrix switch—in this case the primary output.  
7 Next, the traversal encounters node 1206 (Fig. 12) which is associated with source  
8 B. A second row is thus defined for the grid and is associated with source B.  
9 After the second grid row is defined, a grid entry is made and represents the time  
10 period for which source B desires to be routed to the matrix switch's primary  
11 output.

12 Fig. 14 shows the state of grid 1300 after this second processing step.  
13 Notice that from time  $t = 4-14$ , a "0" has been placed in the grid. Notice at this  
14 point that something interesting has occurred which will be resolved below. Each  
15 of the layers has a common period of time (i.e.  $t = 4-8$ ) for which it desires to be  
16 routed to the matrix switch's primary output. However, because of the nature of  
17 the matrix switch, only one input can be routed to the primary output at a time.  
18 Next, the traversal encounters node 1208 (Fig. 12) which is associated with source  
19 C. In this particular processing example, a rule is defined that sources on tracks  
20 are processed before transitions on the tracks are processed because transitions  
21 operate on two objects that are beneath them. A third row is thus defined for the  
22 grid and is associated with source C. After the third row is defined, a grid entry is  
23 made and represents the time period for which source C desires to be routed to the  
24 matrix switch's primary output.  
25

Fig. 15 shows the state of grid 1300 after this third processing step. Notice that from time  $t = 12-16$ , a "0" has been placed in the grid. Next, the traversal encounters node 1210 (Fig. 12) which corresponds to the transition. Thus, a fourth row is defined in the grid and is associated with the transition. After the fourth row is defined, a grid entry is made and represents the time period for which the transition desires to be routed to the matrix switch's primary output.

Fig. 16 shows the state of grid 1300 after this fourth processing step. Notice that from time  $t = 12-14$ , a "0" has been placed in the grid for the transition entry. The transition is a special grid entry. Recall that the transition is programmed to operate on two inputs and provide a single output. Accordingly, starting at the transition entry in the grid and working backward, each of the entries corresponding to the same tree level are examined to ascertain whether they contain entries that indicate that they want to be routed to the output during the same time that the transition is to be routed to the output. If grid entries are found that conflict with the transition's grid entry, the conflicting grid entry is changed to a value to corresponds to an output pin that serves as an input to the transition element 1102 (Fig. 11). This is essentially a redirection operation. In the illustrated grid example, the transition first finds the level that corresponds to source C. This level conflicts with the transition's grid entry for the time period  $t = 12-14$ . Thus, for this time period, the grid entry for level C is changed to a switch output that corresponds to an input for the transition element. In this example, a "2" is placed in the grid to signify that for this given time period, this input is routed to output pin 2. Similarly, continuing up the grid, the next level that conflicts with the transition's grid entry is the level that corresponds to source B. Thus, for the conflicting time period, the grid entry for level B is changed to a

switch output that corresponds to an input for the transition element. In this example, a "1" is placed in the grid to signify that for this given time period, this input is routed to output pin 1 of the matrix switch.

Fig. 17 shows the state of the grid at this point in the processing. Next, a pruning function is implemented which removes any other lower priority entry that is contending for the output with a higher priority entry. In the example, the portion of A from  $t=4-8$  gets removed because the higher priority B wants the output for that time.

Fig. 18 shows the grid with a cross-hatched area that signifies that portion of A's grid entry that has been removed.

At this point, the grid is in a state in which it can be used to program the matrix switch. The left side entries -- A, B, C, and TRANS represent input pin numbers 0, 1, 2, and 3 (as shown) respectively, on the matrix switch shown in Fig. 11. The output pin numbers of the matrix switch are designated at 0, 1, and 2 both on the switch in Fig. 11 and within the grid in Fig. 18. As one proceeds through the grid, starting with source A, the programming of the matrix switch can be ascertained as follows: A is routed to output pin 0 of the matrix switch (the primary output) from  $t = 0-4$ . From  $t = 4-16$ , A is not routed to any output pins. From  $t = 0-4$ , B is not routed to any of the output pins of the matrix switch. From  $t = 4-12$ , B is routed to the primary output pin 0 of the matrix switch. From  $t = 12-14$ , B is routed to output pin 1 of the matrix switch. Output pin 1 of the matrix switch corresponds to one of the input pins for the transition element 1102 (Fig. 11). From  $t = 14-16$ , B is not routed to any of the output pins of the matrix switch. From  $t = 0-12$ , C is not routed to any of the output pins of the matrix switch. From  $t = 12-14$ , C is routed to output pin 2 of the matrix switch. Output pin 2 of the

1 matrix switch corresponds to one of the input pins for the transition element 302  
2 (Fig. 3). From  $t = 12-14$  the transition element (input pin 3) is routed to output pin  
3 0. From  $t = 14-16$ , C is routed to output pin 0 of the matrix switch.

4 As alluded to above, one of the innovative aspects of the matrix switch 308  
5 is its ability to seek to any point in a source, without having to process the  
6 intervening content serially through the filter. Rather, matrix switch 308 identifies  
7 an appropriate transition point and dumps at least a subset of the intervening  
8 content, and continues processing from the seeked point in the content.

9 The ability of the matrix switch 308 to seek to any point in the media  
10 content gives rise to certain performance enhancement heretofore unavailable in  
11 computer implemented media processing systems. For example, generation of a  
12 filter graph by render engine 222 may take into account certain performance  
13 characteristics of the media processing system which will execute the user-defined  
14 media processing project. In accordance with this example implementation,  
15 render engine 222 may access and analyze the system registry of the operating  
16 system, for example, to ascertain the performance characteristics of hardware  
17 and/or software elements of the computing system implementing the media  
18 processing system, and adjust the filter graph construction to improve the  
19 perceived performance of the media processing system by the user. Nonetheless,  
20 there will always be a chance that a particular instance of a filter graph will not be  
21 able to process the media stream fast enough to provide the desired output at the  
22 desired time, i.e., processing of the media stream bogs down leading to delays at  
23 the rendering filter. In such a case, matrix switch 308 will recognize that it is not  
24 receiving media content at the appropriate project time, and may skip certain  
25 sections of the project in an effort to "catch-up" and continue the remainder of the

project in real time. According to one implementation, when matrix switch 308 detects such a lag in processing, it will analyze the degree of the lag and issue a seek command to the source (through the source processing chain) to a future point in the project, where processing continues without processing any further content prior to the seeked point.

Thus, for the editing project depicted in Fig. 10, the processing described above first builds a data structure (i.e. data structure 1200 in Fig. 12) that represents the project in hierarchical space, and then uses this data structure to define or create another data structure that can be utilized to program the matrix switch.

Fig. 19 is a flow diagram that describes steps in a method in accordance with the described embodiment. The method can be implemented in any suitable hardware, software, firmware, or combination thereof. In the illustrated and described embodiment, the method is implemented in software.

Step 1900 provides a matrix switch. An exemplary matrix switch is described above. Step 1902 defines a first data structure that represents the editing project. Any suitable data structure can be used, as will be apparent to those of skill in the art. In the illustrated and described embodiment, the data structure comprises a hierarchical tree structure having nodes that can represent tracks (having one or more sources), composites, transitions and effects. Step 1904 processes the first data structure to provide a second data structure that is configured to program the matrix switch. Any suitable data structure can be utilized to implement the second data structure. In the illustrated and described embodiment, a grid structure is utilized. Exemplary processing techniques for processing the first data structure to provide the second data structure are



described above. Step 1906 then uses the second data structure to program the matrix switch.

#### Example Project with a Transition and an Effect

Consider project 2000 depicted in Fig. 20. In this project there are three tracks, each of which contains a source, i.e. source A, B and C. This project includes an effect applied on source B and a transition between sources B and C. The times are indicated as shown.

As the user creates their project, a data structure representing the project is built. Fig. 21 shows an exemplary data structure in the form of a hierarchical tree 2100 that represents project 2000. There, the data structure includes three tracks, each of which contains one of the sources. The sources are arranged in the tree structure in the order of their priority, starting with the lowest priority source on the left and proceeding to the right. There is an effect (i.e. “Fx”) that is attached to or otherwise associated with source B. Additionally, there is a transition attached to or otherwise associated with source C.

In building the grid for project 2000, the following rule is employed for effects. An effect, in this example, is a one-input/one-output object that is applied to one object—in this case source B. When the effect is inserted into the grid, it looks for any one object beneath it in priority that has a desire to be routed to the primary output of the matrix switch at the same time. When it finds a suitable object, it redirects that object’s output from the matrix switch’s primary output to an output associated with the effect.

As an example, consider Fig. 22 and the grid 2200. At this point in the processing of tree 2100, the rendering engine has incorporated entries in the grid



Fig. 24 shows the resultant matrix switch that has been built and configured as the grid was being processed above. At this point, the grid can be used to program the matrix switch. From the grid picture, it is very easy to see how the matrix switch 308 is going to be programmed. Source A will be routed to the matrix switch's primary output (pin 0) from  $t = 0-4$ ; source B will be redirected to output pin 1 (effect) from  $t = 4-14$  and the effect on B will be routed to the output pin 0 from  $t = 4-12$ . From  $t = 12-14$ , the effect and source C will be routed to output pins corresponding to the transition (pins 2 and 3) and, accordingly, during this time the transition (input pin 4) will be routed to the primary output (output pin 0) of the matrix switch. From  $t = 14-16$ , source C will be routed to the primary output of the matrix switch.

It will be appreciated that as the software, in this case the render engine 222, traverses the tree structure that represents a project, it also builds the appropriate graphs and adds the appropriate filters and graphs to the matrix switch. Thus, for example, as the render engine 222 encounters a tree node associated with source A, in addition to adding an entry to the appropriate grid, the software builds the appropriate graphs (i.e. collection of linked filters), and associates those filters with an input of the matrix switch. Similarly, when the render engine 222 encounters an effect node in the tree, the software obtains an effect object or filter and associates it with the appropriate output of the matrix switch. Thus, in the above examples, traversal of the tree structure representing the project also enables the software to construct the appropriate graphs and obtain the appropriate objects and associate those items with the appropriate inputs/outputs of the matrix switch 308. Upon completion of the tree traversal and processing of the grid, an

appropriate matrix switch has been constructed, and the programming (i.e. timing) of inputs to outputs for the matrix switch has been completed.

### **Treatment of “blanks” in a Project**

There may be instances in a project when a user leaves a blank in the project time line. During this blank period, no video or audio is scheduled for play.

Fig. 25 shows a project that has such a blank incorporated therein. If there is such a blank left in a project, the software is configured to obtain a “black” source and associate the source with the matrix switch at the appropriate input pin. The grid is then configured when it is built to route the black source to the output at the appropriate times and fade from the black (and silent) source to the next source at the appropriate times. The black source can also be used if there is a transition placed on a source for which there is no additional source from which to transition.

### **Audio Mixing**

In the examples discussed above, sources comprising video streams were discussed. In those examples, at any one time, only two video streams were combined into one video stream. However, each project can, and usually does contain an audio component. Alternately, a project can contain only an audio component. The audio component can typically comprise a number of different audio streams that are combined. The discussion below sets forth but one way of processing and combining audio streams.

1 In the illustrated example, there is no limit on the number of audio streams  
2 that can be combined at any one time.

3 Suppose, for example, there is an audio project that comprises 5 tracks, A-  
4 E. Fig. 26 shows an exemplary project. The shaded portions of each track  
5 represent the time during which the track is not playing. So, for example, at  $t=0-4$ ,  
6 tracks B, D, and E are mixed together and will play. From  $t = 4-10$ , tracks A-E are  
7 mixed together and will play, and the like.

8 Fig. 27 shows the grid for this project at 2700. Since we are dealing with  
9 this composition now, all of the effects and transitions including the audio mixing  
10 are only allowed to affect things in this composition. Thus, there is the concept of  
11 a boundary 2702 that prevents any actions or operations in this composition from  
12 affecting any other grid entries. Note that there are other entries in the grid and  
13 that the presently-illustrated entries represent only those portions of the project  
14 that relate to the audio mixing function.

15 Grid 2700 is essentially set up in a manner similar to that described above  
16 with respect to the video projects. That is, for each track, a row is added to the  
17 grid and a grid entry is made for the time period during which the source on that  
18 track desires to be routed to the primary output of the matrix switch. In the  
19 present example, grid entries are made for sources A-E. Next, in the same way  
20 that a transition or effect was allocated a row in the grid, a "mix" element is  
21 allocated a row in the grid as shown and a grid entry is made to indicate that the  
22 mix element desires to be routed to the primary output of the matrix switch for a  
23 period of time during which two or more sources compete for the matrix switch's  
24 primary output. Note that in this embodiment, allocation of a grid row for the mix  
25 element can be implied. Specifically, whereas in the case of a video project,

overlapping sources simply result in playing the higher priority source (unless the user defines a transition between them), in the audio realm, overlapping sources are treated as an implicit request to mix them. Thus, the mix element is allocated a grid row any time there are two or more overlapping sources.

Once the mix element is allocated into the grid, the grid is processed to redirect any conflicting source entries to matrix switch output pins that correspond to the mix element. In the above case, redirection of the grid entries starts with pin 3 and proceeds through to pin 7. The corresponding matrix switch is shown in Fig. 28. Notice that all of the sources are now redirected through the mix element which is a multi-input/one output element. The mix element's output is fed back around and becomes input pin 15 of the matrix switch. All of the programming of the matrix switch is now reflected in the grid 2700. Specifically, for the indicated time period in the grid, each of the sources is routed to the mix element which, in turn, mixes the appropriate audio streams and presents them to the primary output pin 0 of the matrix switch.

### **Compositions**

There are situations that can arise when building an editing project where it would be desirable to apply an effect or a transition on just a subset of a particular project or track. Yet, there is no practicable way to incorporate the desired effect or transition. In the past, attempts to provide added flexibility for editing projects have been made in the form of so called "bounce tracks", as will be appreciated and understood by those of skill in the art. The use of bounce tracks essentially involves processing various video layers (i.e. tracks), writing or moving the processed layers or tracks to another location, and retrieving the processed layers

1 when later needed for additional processing with other layers or tracks. This type  
2 of processing can be slow and inefficient.

3 To provide added flexibility and efficiency for multi-media editing projects,  
4 the notion of a *composite or composition* is introduced. A composite or  
5 composition can be considered as a representation of an editing project as a single  
6 track. Recall that editing projects can have one or more tracks, and each track can  
7 be associated with one or more sources that can have effects applied on them or  
8 transitions between them. In addition, compositions can be nested inside one  
9 another.

#### 10 11 Example Project with Composite

12 Consider, for example, Fig. 29 which illustrates an exemplary project 2900  
13 having a composition 2902. In this example, composition 2902 comprises sources  
14 B and C and a transition between B and C that occurs between  $t = 12-14$ . This  
15 composition is treated as an individual track or layer. Project 2900 also includes a  
16 source A, and a transition between source A and composition 2902 at  $t = 4-8$ . It  
17 will be appreciated that compositions can be much more complicated than the  
18 illustrated composition, which is provided for exemplary purposes only.  
19 Compositions are useful because they allow the grouping of a particular set of  
20 operations on one or more tracks. The operation set is performed on the grouping,  
21 and does not affect tracks that are not within the grouping. To draw an analogy, a  
22 composition is similar in principle to a mathematical parenthesis. Those  
23 operations that appear within the parenthesis are carried out in conjunction with  
24 those operations that are intended to operate of the subject matter of the  
25





Fig. 31 shows the state of a grid 3100 after this first processing step. Next the traversal of data structure 3000 encounters the composite node 3006. The composite node is associated with two tracks—track 3008 and track 3010. Track 3008 is associated with source B. Accordingly, a second row of the grid is defined and a grid entry is made that represents the time period for which source B desires to be routed to the matrix switch's primary output pin. Additionally, since B is a member of a composition, meta-information is contained in the grid that indicates that this grid row defines one boundary of the composition. This meta-information is graphically depicted with a bracket that appears to the left of the grid row.

Fig. 32 shows the state of grid 3100 after this processing step. Next, the traversal of data structure 3000 encounters node 3010 which is associated with source C. Thus, a third row of the grid is added and a grid entry is made that represents the time period for which source C desires to be routed to the matrix switch's primary output pin.

Fig. 33 shows the state of grid 3100 after this processing step. Notice that the bracket designating the composition now encompasses the grid row associated with source C. The traversal next encounters node 3012 which is the node associated with the *second* transition T2. Thus, as in the above example, a grid row is added for the transition and a grid entry is made that represents the time period for which the transition desires to be routed to the matrix switch's primary output pin.

Fig. 34 shows the state of grid 3100 after this processing step. Notice that the bracket designating the composition is now completed and encompasses grid row entries that correspond to sources B and C and the transition between them.

Recall from the examples above that a transition, in this example, is programmed to operate on two inputs and provide a single output. In this instance, and because the transition occurs within a composition, the transition is constrained by a rule that does not allow it to operate on any elements outside of the composition. Thus, starting at the transition entry and working backward through the grid, entries at the same tree level and within the composition (as designated by the bracket) are examined to ascertain whether they contain entries that indicate that they want to be routed to the output during the same time that the transition is to be routed to the output. Here, both of the entries for sources B and C have portions that conflict with the transition's entry. Accordingly, those portions of the grid entries for sources B and C are redirected or changed to correspond to output pins that are associated with a transition element that corresponds to transition T2.

Fig. 35 shows the state of grid 3100 after this processing step. The traversal next encounters node 3014 which is the node that is associated with the transition that occurs between source A and composition 2902 (Fig. 29). Processing of this transition is similar to processing of the transition immediately above except for the fact that the transition does not occur within the composition. Because the transition occurs between the composition and another source, one of the inputs for the transition will be the composition, and one of the inputs will be source A (which is outside of the composition). Thus, a grid row is added for this transition and a grid entry is made that represents the time period for which the transition desires to be routed to the matrix switch's primary output pin.

Fig. 36 shows the state of grid 3100 after this processing step. At this point then, the grid is examined for entries that conflict with the entry for transition T1.

One conflicting grid entry is found for the row that corresponds to source B (inside the composition) and one that corresponds to source A (outside the composition). Accordingly, those portions of the grid row that conflict with transition T1 are changed or redirected to have values that are associated with output pins of the matrix switch that are themselves associated with a transition element T1. In this example, redirection causes an entry of “3” and “4” to be inserted as shown.

Fig. 37 shows the state of grid 3100 after this processing step. If necessary, a pruning operation would further ensure that the grid has no competing entries for the primary output of the matrix switch. The associated input pin numbers of the matrix switch are shown to the left of grid 3100.

Fig. 38 shows a suitably configured matrix switch that has been build in accordance with the processing described above. Recall that, as data structure 3000 (Fig. 30) is processed by the rendering engine, a matrix switch is built and configured in parallel with the building and processing of the grid structure that is utilized to program the matrix switch. From the matrix switch and grid 3100 of Fig. 37, the programming of the switch can be easily ascertained.

Fig. 38a shows an exemplary data structure that represents a project that illustrates the usefulness of composites. In this example, the project can mathematically be represented as follows:

(Fx-noisy (A Tx-Blend B)) Tx-Blend C

Here, an effect (noisy) is applied to A blended with B, the result of which is applied to a blend with C. The composite in this example allows the grouping of the things beneath it so that the effect (noisy), when it is applied, is applied to

everything that is beneath it. Notice that without the composite node, there is no node where an effect can be applied that will affect (A Tx-Blend B). Hence, in this example, operations that appear within the parenthesis are carried out on tracks that appear within the parenthesis. Those operations do not affect tracks that are not within the parenthesis.

Fig. 39 is a flow diagram that described steps in a method in accordance with one embodiment. The method can be implemented in any suitable hardware, software, firmware, or combination thereof. In the presently-described example, the method is implemented in software.

Step 3900 defines a multimedia editing project that includes at least one composite. The composite represents multiple tracks as a single track for purposes of the processing described just below. It is important to note that, in the processing described just below, and because of the use of composites, the extra processing that is required by bounce tracks is avoided (i.e. operating on two tracks, moving the operation result to another location, and retrieving the operation result when later needed). This reduces the processing time that is required to render a multi-media project. Step 3902 defines a first data structure that represents the editing project. Any suitable data structure can be utilized. In the present example, a data structure in the form of a hierarchical tree is utilized. An exemplary tree is shown in Fig. 30. Step 3904 processes the first data structure to provide a second data structure that is configured to program a matrix switch. In the illustrated example, the second data structure comprises a grid structure. Exemplary processing is described in the context of Figs. 30-37. Step 3906 then programs the matrix switch using the second data structure.

1        **Conclusion**

2        The described embodiments can be used to provide improvements over  
3 previous multi-media editing systems. Various efficiencies are achieved that  
4 reduce the processing times and can thereby improve the user experience when  
5 using multi-media project editing software applications.

6        Although the invention has been described in language specific to structural  
7 features and/or methodological steps, it is to be understood that the invention  
8 defined in the appended claims is not necessarily limited to the specific features or  
9 steps described. Rather, the specific features and steps are disclosed as preferred  
10 forms of implementing the claimed invention.